PowerPro’s automatic optimization is the only truly capable, production proven automatic low-power RTL optimization solution available in the market today. Based on deep sequential analysis engines, it can find the most effective clock gating and memory gating enables to optimize power significantly and then automatically write out power optimized RTL. It also generates a script to setup SLEC-Pro which is a sequential logic equivalence checking solution and automatically runs formal verification to compare users original RTL with PowerPro’s automatically generated low-power RTL, cutting down verification effort for low-power changes significantly and resulting in multifold productivity improvements for RTL design teams.
PowerPro Automatic Power Optimization
Complex functionality and high performance being the primary challenges for RTL designers, power can come as a last-minute surprise if not paid attention to. With tight schedules for tape-out, an automatic power optimization solution can come as a life saver for design teams.
Automatic Power Optimization
- Fully automatic, push-button low-power RTL generation
- Ability to configure automatic RTL generation style for PowerPro generated enable logic
- User’s original RTL, indentation and spacing untouched and preserved
- ECO flow to invalidate affected clock gates or memory gates
RTL power optimization is a critical step in our high-performance, low-power design methodology for PC graphics, visual computing, and applications processors.
PowerPro on-demand training
Learn how to use PowerPro for power analysis/estimation at both RTL and gate-level and how to optimize power during RTL development for the lowest possible design power.
PowerPro support
Access detailed documentation, releases, resources and more.
Join the IC design community
Join the discussion on new topics, features, content and technical experts.
EDA consulting
Helping you achieve maximum business impact by addressing complex technology and enterprise challenges with a unique blend of development and design experience and methodology expertise.