Paired with a range of best-in-class engines, this powerful verification approach enables bug hunting, bounded-check, and full-proof strategies. SLEC is designed to complement typical simulation-based verification, and it is integrated with debug tools like Siemens EDA Visualizer for understanding falsifications.
SLEC System
Formally verify the correctness of hand-written RTL vs High-Level models in C++ or SystemC using Sequential Logic Equivalence Checking. Even with differences in language, timing, and interfaces, SLEC-System verifies manual RTL with C++/SystemC proving equivalence between C++ and RTL.
Formal Verification of C++/SystemC/RTL
When designers move high-level descriptions into RTL, or make power optimizations to RTL, they must know if the result is functionally equivalent to the original. The SLEC engines deliver solutions for manual, High-Level Synthesis (Catapult-generated), and power optimized RTL equivalence checking.
Catapult on-demand training
The Catapult High-Level Synthesis (HLS) on-demand training library contains a set of learning paths with modules to introduce engineers to HLS and high-level verification.
High-Level Synthesis and Verification Group
A group to discuss the finer points of design and verification using Siemens EDA HLS and HLV tools. Join the discussion on new topics, features, content and technical experts.
HLSLibs
A free and open set of libraries implemented in standard C++ for bit-accurate hardware and software design. It's an open community for exchange of knowledge and IP for HLS that can be used to accelerate both research and design.
HLS Design and Verification Blog
Blog covering next generation high-level synthesis (HLS) design and verification methodologies and techniques.
Catapult Support
Access detailed documentation, releases, resources and more.
EDA consulting
Helping you achieve maximum business impact by addressing complex technology and enterprise challenges with a unique blend of development and design experience and methodology expertise.