Questa Visualizer Debug Environment

In this webinar, you will learn how waveform debug, source & connectivity debug for Verilog and VHDL are tightly integrated with class & UVM debug, with transaction viewing, supporting SystemVerilog, SystemC, C++ & C environments.

In this webinar, you will learn how to tackle complex UVM testbench challenges in Post (Class in waveform, schematic view), LiveSim mode (breakpoints) & finding root cause faster with automated temporal causality trace back.

In this webinar, you will learn that when software and hardware debug are integrated, events can be traced from software to hardware and back across the SoC, saving time and improving your embedded software debug techniques.

In this webinar, you will learn that you can analyze & debug coverage issues with the help of design & waveform data available, finding uncovered items using code & functional coverage, fixing them with coverage debug mode.

In this webinar, we'll focus on live-simulation (interactive) debug, covering techniques such as: setting breakpoints and stepping through source code, using the call stack to understand the current thread of execution.

.

In this webinar, you will be introduced to the Visualizer Debug Environment for VHDL and UVM, while learning; waveform and source code debug, driver and x-tracing, post and live simulation debug and UVM debug.

.

In this webinar, you will be introduced to the Visualizer Debug Environment for Verilog and UVM, while learning; waveform and source code debug, driver and x-tracing, post and live simulation debug and UVM debug.

.

In this webinar, you will learn that Visualizer provides UVM visibility in all windows including the wave window, the source code window, the watch window. Breakpoints can be

set, including conditional and instance based.

In this webinar, you will learn how to create/update UVM code so that the Transaction Recording is usable, transaction Debug in Wave window – colorizing, searching, etc. and an example with UVMF example code.

In this webinar, we'll answer the top nine questions asked for debugging low power in your design including; why is low power debug so complicated, is isolation & retention working correctly & how do you check power intent.

In this webinar, you will learn how to navigate complex UVM environments, quickly find your way around the code, while solving the top 10 common UVM bring up issues with the config_db, the factory, and sequence execution.

In this webinar, we share a critical look at past, present and future challenges for debug, exploring real world situations (from years of experience) in SoC design and verification, describing leading-edge techniques.

In this webinar, you will learn how modern debug solves common challenges including; productive debug methodology, chasing drivers in simulation, debugging UVM, a power managed design and debugging a long emulation run.

In this webinar, you will learn how you use the best of both worlds old and new school - verification methodologies (UVM, randomization, gold reference models) to find problems faster and to better answer “am I done yet”.

In this webinar, you will learn testbench data structures using 'browse this' (queues, object handles, associative arrays can all be explored) and checkpoint & restore to avoid running through reset phases to find bugs.