High-Level Verification Solutions

Providing class-leading products and methodology for High-Level design, Siemens delivers solutions at multiple points of the design process. Design Checking, Code and Functional Coverage and Formal verification for C++ and SystemC equivalence checking.

HLS & HLV upcoming events HLS & HLV Resource Library

Catapult High-Level Verification Solutions

Accelerate your High-Level Verification (HLV) flow with known and trusted methods using the Catapult HLV Platform. Reduce your overall SoC verification turnaround time and costs by up to 80% leveraging High-Level Design Checking, Code/Functional Coverage, and static plus formal methods.

Catapult Coverage

HLS-aware code coverage including support for statement, branch, condition, expression (FEC) and array access coverage plus SystemVerilog-inspired functional coverage with support for covergroups, coverpoints, bins and crosses.

Catapult Formal Verification Tools

Formally find mistakes, ambiguities and problem design issues or user constraint mistakes early in the HLS process. Even with differences in timing, and interfaces, Catapult Formal enables verification and a coverage closure flow.

SLEC System

Check the correctness of RTL against your High-Level models using SLEC. Enabling proof that specification and implementation are identical despite differences in language, timing, or abstraction.

High-level Verification

Questa HL-SystemC

High-level design verification with Questa HL-SYC expansion helps eliminate issues before synthesis by starting verification earlier in the flow.