Skip to main content
This page is displayed using automated translation. View in English instead?
ic-design-verification-manufacturing
Engineer a Smarter Future Faster

IC design, verification & manufacturing

Siemens EDA is a leader in IC design, verification, and manufacturing. Our tools enable customers to design the innovative ICs that drive digitalization worldwide, proliferating high-speed wired and 5G communications, cloud computing, autonomous driving, and AI-smarter everything.

Find productsRead blogs
Robot hand holding an integrated circuit

Siemens EDA IC technical resources

Read the latest white papers, datasheets, customer success stories and more.

View resource library

IC design challenges

Every new IC process node introduces a new set of design complexities. To ensure you can meet performance, power, and area requirements and deliver IC innovations on time requires a comprehensive tool flow that spans from C-level, high-level synthesis, all the way to signoff verification.

Wristwatch with black dial and silver metal band on dark background

Conquer IC design challenges

Meeting performance, power and area requirements while still delivering IC innovations on time requires a comprehensive tool flow spanning from C-level design, all the way to signoff verification.

Find out more

Custom IC, MEMS & photonic design

An enterprise-ready, custom IC design flow for innovative designs supporting analog, analog mixed-signal, MEMS, and integrated photonic designs.

Design for test

Comprehensive silicon test and yield analysis solutions for manufacturing test, debug, and yield ramp for modern SoCs.

FPGA design

Integrated FPGA design solutions from C/RTL design, FPGA synthesis, functional verification, logic equivalence checking to PCB design.

High-level synthesis & verification

Solutions for C-based design, hardware/software co-verification, IC Design, and physical & functional verification.

Place and route

Place-and-route platform for top-level hierarchical IC design and block-level physical implementation for complex digital ICs.

Power analysis & optimization

Complete RTL low-power development platform that finds sources of wasted power to meet power budgets.

RTL design & synthesis

Designers need a solution that optimizes at a higher level of abstraction that presents far more room for QoR improvement.

IC verification & validation challenges

IC verification can account for up to seventy percent of the IC design cycle. In today's connected world, design teams not only have to ensure their designs are functionally correct, but they also need the means to validate and test their ICs in the context of the entire end-system.

A person is standing in front of a whiteboard with a diagram and text on it.

Conquer IC verification & validation challenges

Leading verification teams not only have to ensure their designs are functionally correct, they must also validate and test their ICs in the context of the entire end-system.

Find out more

Custom IC verification

Overcome AMS complexities with world-class circuit simulation, mixed-signal verification, and variation-aware design.

Digital verification

Siemens EDA Digital Verification tools boost verification productivity, efficiently reaching coverage, debug and design quality goals.

Hardware-assisted verification

Veloce and Innexis deliver capacity, execution speed, visibility, and ease-of-use in IC design and debug, all while shifting your IC methodology left

IC physical verification & optimization

Siemens EDA physical verification and optimization tools provide trusted results that allow design companies to deliver state-of-the-art, competitive products on a timely basis to fast-moving markets.

IP Validation

A complete IP QA framework for all design views to accelerate time-to-market and ensure high-quality IP delivery

Library characterization

The Solido platform addresses the requirements with ML-based solutions for analysis, and characterization.

Power integrity analysis

mPower power integrity analysis tools enable accurate, scalable, easy-to-use power integrity analysis for both analog and digital designs, from the smallest block to the largest full-chip layouts.