As semiconductor data continues to grow in scale and complexity, engineers need more than data—they need actionable insight.
Calibre SONR combines machine learning, semiconductor domain expertise, and big data to help teams uncover meaningful insights, make faster decisions, and accelerate innovation.
Calibre SONR, a feature-vector driven machine-learning platform, enables a broad range fab solutions and customizable, scalable and integrated design and fab interaction analytics such as care area generation, layout clustering and comparison. It is compatible with the full Calibre eco-system.
Calibre SONR offers a unique clustering method for unsupervised or semi-supervised machine-learning models. Compared to the open source or other commercial clustering or grouping methods, Calibre SONR shows significant performance benefits for the full chip data level (billions) and maintains high accuracy.
Calibre SONR converts all kinds of information to features through its powerful and flexible feature collection platform. Information such as geometry dimension, pattern density, lithography image intensity, as well as customized properties generated from other Calibre tools can all be converted into features with excellent scalability and memory consumption.
An infrastructure analyzes cluster and feature vector ML databases from Calibre SONR, and all tools supporting MLDB. Fast data analysis with great usability in cluster comparison and efficient MLDB file size compression.
We're standing by to answer your questions! Get in touch with our team today
Call: 1-800-547-3000
We help you adopt, deploy, customize and optimize your complex design environments. Direct access to engineering and product development lets us tap into deep domain and subject matter expertise.
The Siemens Support Center provides you with everything in one easy-to-use location -
knowledgebase, product updates, documentation, support cases, license/order information and more.
The Calibre tool suite delivers accurate, efficient, comprehensive IC verification and optimization across all process nodes and design styles while minimizing resource usage and tapeout schedules.