Guided-random synthetic layout generation
Calibre LSG creates product-like DRC-clean layout and/or complex layout to stress DR corners, delivers layouts for engineering teams to test for their solutions, and enables cross-company/cross-team collaboration through sharing synthetic test cases free of proprietary IP constraints.
Accelerate early process node development and DTCO
Calibre LSG provides user configurable guided-random layout generation to produce DRC-clean design fabrics for optical and electrical test chip development. Calibre LSG shortens the loop of building test chips for silicon measurements and drives process improvement faster.
PDK development and quality assurance
Calibre LSG can be used for quality DRC rule deck development and PDK improvements. Calibre LSG can generate DRC-clean layout, layouts that stress DR corner combinations, as well as layouts with deliberately injected DR violations to verify DRC rule deck quality and completeness.
Enable early machine learning training
Calibre LSG provides layouts containing real lithography hotspot information for machine learning training when real design data is unavailable. The ML training datasets can be enriched by improving layout space coverage using Calibre LSG, and accurate ML engine can be trained for EDA ML applications for hotspot prediction early in development cycle.
Ready to learn more about Calibre?
We're standing by to answer your questions! Get in touch with our team today
Call: 1-800-547-3000
Calibre consulting services
We help you adopt, deploy, customize and optimize your complex design environments. Direct access to engineering and product development lets us tap into deep domain and subject matter expertise.
Support center
The Siemens Support Center provides you with everything in one easy-to-use location -
knowledgebase, product updates, documentation, support cases, license/order information and more.
Calibre IC Design & Manufacturing
The Calibre tool suite delivers accurate, efficient, comprehensive IC verification and optimization across all process nodes and design styles while minimizing resource usage and tapeout schedules.